Fig. 1. The six signal domains
An important step towards The beginnings of integrated sensors go back to the first transistor, invented in 1947 by William Shockley, John Bardeen and Walter Brattain, while working at Bell Labs., which was fabricated in germanium. This quickly led to thoughts of integrating more devices into a single piece of semiconductor. In 1949 Werner Jacobi working at Siemens filed a patent for an integrated-circuit-like semiconductor amplifying device (Jacobi, 1949) . In 1956 Geoffrey Dummer, in the UK, tried to make a full IC but this attempt was unsuccessful. In 1958 Jack Kilby, from Texas Instruments made the first working IC in germanium (Texas Instruments, 2008) . This first device is illustrated in Figure  2 . Six months later Robert Noyce, from Fairchild Semiconductor came up with hi own IC in silicon and manage to address a number of practical problems faced by Kilby. From these simple beginnings has come a major industry worth billions. John Bardeen, Walter H. Brattain and William B. Shockley won the Nobel Prize in 1956 and Jack Kilby in 2000.
Fig. 2. First working IC
The discovery of sensing effects in silicon and the development of electronic devices in silicon led to many new sensor developments. In the 1950s the idea of p-n junctions for photocells was first investigated (Chapin, 1954) . Staying within the radiation domain groups www.intechopen.com is Philips and Bell Labs. worked in parallel to develop the first CCD devices (Sangster, 1959 & Boyle, 1970 . At Philips, in the Netherlands, work had begun on a silicon pressure sensor and this early micromachined sensor is given in Figure 3 (Gieles, 1968 (Gieles, & 1969 . The membrane was made using spark erosion and chemical etching, but the breakthrough was that the whole structure was in one material and therefore thermal mismatches were avoided. Silicon had now been shown to be a material with many effects interesting for sensor development. The work of Gieles showed that the material could be machined. Work from Bean (Bean, 1978) showed the greater opportunities etching silicon with anisotropic etchants, and Petersen (Petersen, 1982) showed the great mechanical properties of silicon. The early days of IC and sensor development were quite separate, but time has shown that these two fields can benefit from each other leading to new devices with greater functionality.
Technology
Many of the technologies used in silicon sensors were developed for the IC industry, although the development of micromachining led to a new range of technologies and opportunities for new devices. IC technology is basically a planar technology, whereas micromachining often requires working in 3 dimensions which has presented new challenges, in particular when the two technologies were combined to make smart devices.
Planar IC technology
The basis of planar technology was developed in the 1940s with the development of a pnjunction, although the major breakthrough was in 1958 with the first IC. This development enabled more and more devices to be integrated into a single piece of material. IC processing can be seen as a series of steps including; patterning, oxidation, doping, etching and deposition. These have been developed over the decades to optimise for the IC requirements and to advance the devices themselves. The following sections will give a brief description of the main steps.
Lithography
Lithography is a basic step carried out a number of times during a process. Basically a resist layer is spun on to the wafer and, after curing, exposed to UV light through a mask. If we use positive resist, this will soften through exposure and negative resist will harden. This www.intechopen.com can be done using a stepper (which projects the image onto each chip and steps over the wafer) or a contact aligner where the mask is a 1:1 image of the whole wafer. There are also techniques such as e-beam and laser direct write.
Oxidation and deposition
Silicon oxidises very easily. Simply left exposed at room temperature and oxide layer of 15-20Å will be formed. For thicker oxides the wafer is exposed to an oxygen atmosphere at temperatures between 700-1200 o C. For thick oxides, moisture is added (wet oxidation) to increase the growth rate. A number of deposition steps are used in standard processing. The first of these is epitaxy. Epitaxy is the deposition, using chemical vapour deposition (CVD), of a thick silicon layer, usually single crystal, although polycrystalline material can also be deposited in an epireactor (Gennissen, 1997) . The second group of depositions are low pressure CVD (LPCVD) and plasma enhanced CVD (PECVD). Some examples of LPCVD processes are given in Table 1 . PECVD uses similar gasses, but the use of a plasma reduces the temperature at which the gasses break down, which is of particular interest with post-processing, where thermal budget is limited ( The last of the deposition processes is the metallisation, which is usually done by sputtering or evaporation, which is widely used for metals.
Doping
An essential part of making devices is to be able to make p and n type regions. The main dopants are: As, P and Sb for n-type material and B for p-type material. The main techniques to dope silicon are diffusion and implantation. Diffusion is a process where the wafer is exposed to a gas containing the dopant atoms at high temperature. Implantation is a process in which the ions are accelerated towards the wafer at high speed to implant into the material.
Etching
Etching can be divided into two groups, wet and dry. Standard wet etching, in standard IC processing, is used for etching a wide range of materials. However, in recent years, dry etching is also widely used. Commonly used wet etchants are given in Table 3 
Micromachining technologies
Micromachining technologies moved the planar technology for IC processing into the 3 rd dimension. These technologies can be divided into two main groups, bulk micromachining and surface micromachining. In addition there is epi-micromachining which is a variation on the surface micromachining. The following sections give a brief outline of these technologies. A more detailed description can be found in the chapter on micromachining.
Bulk micromachining
Bulk micromachining can be divided into two main groups: wet and dry. There are also other techniques such as laser drilling and sand blasting. The first to be developed was wet etching. Most wet micromachining processes use anisotropic, such as KOH, TMAH, hydrazine or EDP. These etchants have an etch rate dependant upon the crystal orientation allowing well defined mechanical structures (Bean, 1978) . The basic structures made with these etchants are given in Figure 4 with their properties in Table 4 . All of these processes are relatively low temperature and can therefore be used as postprocessing after IC processing, although care should be taken to protect the frontside of the wafer during etching. Bulk micromachining can also be achieved through electrochemical etching in HF. For this etchant there are two distinct structures. The first is micro/nano porous which is usually an isotropic process, or macro-porous which is an anisotropic process. The micro/nano pore structure can be easily removed due to its large surface area to leave free-standing structures (Gennissen, 1995) . Porous silicon/silicon carbide can then be used as a sensor material such as humidity or ammonia sensors (O' Halloran, 1998 , Connolly 2002 Table 4 . Properties of main anisotropic etchants
The formation of macroporous silicon is usually done using n-type material and illumination from the backside to achieve deep holes with high aspect ratio. The idea was first proposed by (Lehmann 1996) and has been used to make large capacitors (Roozeboom, 2001 ) and micromachined structure (Ohji 1999) . Both of these structures are illustrated in Figure 5 . The macro-porous process usually requires low n-doped material and illumination from the backside, which may not be compatible with the IC process. However, some macro-porous etching has been achieved in p-type material (Ohji, 2000) , although the process is more difficult to control. Deep reactive ion etching (DRIE), addressed some of the limitations of wet etching, although the process is more expensive. Two main processes are cryogenic (Craciun 2001) and Bosch processes (Laemer 1999) . The cryogenic process works at about -100 o C and uses oxygen to passivation of the sidewall during etching to maintain vertical etching. The Bosch process uses a switching between isotropic etching, passivation and ion bombardment. This results in a rippled sidewall, although recent developments allow faster switching without losing etchrate, thus significantly reducing the ripples. The etching can be performed from both front and back-side and can be combined with the electronics. In addition to DRIE being used for making 3-D mechanical structures, it has been applied to packaging (Roozeboom 2008) . 
Surface micromachining
Surface micromachining is quite different from bulk micromachining both in terms of processing steps and dimensions. Basically, this involves the deposition of thin films and selective removal to yield free standing structures. The basic process is given in Figure 6 , although this can be augmented with additional sacrificial and mechanical layers. There are many possible combinations of sacrificial and mechanical layers and a few examples are given in Table 5 . It is important with deposited layers to have good stress control, preferably low tensile stress with little or no stress profile (Guckel, 1988 , French 1996 , Pakula, 2001 . A further important issue when fabricating surface micromachined structures is the release while avoiding stiction. Techniques to achieve this include freeze-drying, super critical drying. Alternatively, vapour-etching has been applied, or dry etching of a sacrificial polymer layer. Table 5 . Examples of combinations of sacrificial and mechanical layers.
EPI micromachining
Epi-micromachining where the epitaxial layer is used as the mechanical layer. It can be seen as a variation on surface micromachining. There are a number of processes available which are described below.
SIMPLE
The SIMPLE process (Silicon Micromachining by Plasma Etching), forms micromachined structures using a single etch step (Li, 1995) . This process makes use of a Cl 2 /BCl 3 chemistry which etches low doped material anisotropically and n-type material above a threshold of about 8x10 19 cm -2 , isotropically. The basic process sequence is shown in Figure 7 . The first additional step, to the bipolar process, is a heavily doped buried layer since the bipolar buried layer has a doping level which is too low to be under-etched. This is followed by the formation of the standard bipolar buried layer and epitaxial layer ( Figure 7a ) followed by an additional deep diffusion where the mechanical structure will be formed ( Figure 7b ). After this a full standard bipolar process is performed (Figure 7c ). The final structure is given in Figure 7d . This shows clearly how the vertical etching continues in the trench during the lateral etching of the buried layer. Fig. 7 . Main steps for the SIMPLE process.
Silicon on Insulator (SOI)
Silicon-on-insulator wafers are used in standard IC processing, which give a number of opportunities for making mechanical structures. Plasma etching through the epi layer followed by wet etching of the oxide layer is one option. This basic process is given in Figure 8 (Diem, 1995) .
www.intechopen.com An alternative use of SOI was developed in Twente, The Netherlands, (de Boer, 1995) . This process uses different modes of plasma etching to manufacture the free standing structure as shown in Figure 9 . First the epi is etched anisotropically, a CHF 3 plasma etch is used to etch the underlying oxide and deposit a fluorocarbon (FC) on the sidewall which protects the sidewall during further etching and also has a low surface tension to reduce sticking. This is followed by a trench floor etch using SF 6 /O 2 /CHF 3 . Finally an isotropic RIE etch removes the silicon from under the upper silicon resulting in the free standing structure which is also isolated. Fig. 9 . Basic process steps for making free-standing SOI structures.
Merged Epitaxial lateral Overgrowth (MELO)
The MELO process (Merged Epitaxial lateral Overgrowth) is an extension of selective epitaxial growth SEG. Selective epitaxial growth uses HCl added to the dichlorosilane. The HCl etches the silicon. However, if there is a pattern of bare silicon and silicon dioxide, the silicon deposited on the oxide will have a rough grain like structure, with a large surface area, and will therefore be removed more quickly. Thus, although the growth rate will be lower than a normal deposition, a selective growth can be achieved. Once the silicon layer reaches the level of the oxide, both vertical and lateral growth will occur yielding lateral overgrowth. This basic process is illustrated in Figure 10 (Bartek, 1994) . If two of these windows are close enough together they will merge giving the MELO process. As a result we have buried silicon dioxide islands. This lends itself well to micromachining as shown in Figure 11 (Kabir 1993) . This process has the advantage of producing single crystal structures, but the disadvantages that beams must be orientated in the <100> direction due to growth mechanisms of silicon (Gennissen, 1999) and since growth continues both laterally and vertically, the lateral dimensions are limited. Fig. 11 . Basic MELO process.
Sacrificial porous silicon
A process which using silicon as both mechanical and sacrificial layer is the sacrificial porous silicon technique (Lang, 1995 , Gennissen, 1995 , 1999 , Bell, 1996 . This process makes use of the fact that, without illumination, p-type material is made porous selectively. The high surface area of the porous materials results in rapid etching, after porous formation, in KOH. This makes the material highly suitable as a sacrificial material. The porous silicon formation rate is highly dependent upon the current density, HF concentration, illumination and the doping in the substrate (Gennissen, 1999) . The process sequence is given in Figure  12 . In this case the selective etching of p-type material over the n-type epi is used. First a plasma etch is used to etch through the epi-layer to reveal the substrate. The porous layer is then formed and finally removed in KOH at room temperature. The porous silicon technique is extremely simple and can be applied as a post processing step and it is therefore fully compatible with the electronic circuitry. The only remaining problem is to protect the areas of electronics and metallisation from the HF etchant. One disadvantage of this technique is the added process complexity introduced by the requirement of a backside electrical contact during etching.
Epi-poly
Epi-poly is a polysilicon layers grown in the epitaxial reactor. Although this technique departs from using single crystal silicon as a mechanical material it has greater flexibility in terms of lateral dimensions. Alternatively, the mechanical layers can be formed at the same time as the single crystal epi required for the electronics (Gennissen 1997) . The basic process is shown in Figure 13 . After the formation of the sacrificial oxide, a polysilicon seed is deposited. A standard epi growth will then form epi-poly on the seed and single crystal where the substrate is bare. The epi growth rate on the polysilicon seed is about 70% of that on the single crystal silicon. Therefore the total thickness of the sacrificial layer and seed can be adjusted to ensure a planar surface after epi growth. A nitride layer is used to stop the polysilicon oxidising during subsequent process, thus minimising intrinsic stress. The mechanical layer is then patterned and released through sacrificial etching as shown in Figure 13d . The epi-poly process requires minimal additional processing before epitaxial deposition and no detrimental effect on the electronics' characteristics has been found. The process is therefore fully compatible with the electronics processing.
Packaging
Packaging for standard ICs has been standardised, but for sensor, many additional challenges can arise and should be considered at an early stage. One of the issues, for example, is that many sensors have to be exposed to the environment. Another issue can be the wire bonding.
Wire bonding
Standard IC processing usually uses wire bonding to make electrical contact from the chip to the outside world. On each chip, metal bond pads are made, and wires (usually gold or aluminium) and made from the pad to the package. In standard IC, this is all sealed in the package, but if the surface has to be exposed, these wires may not be desired. For example, sensors for catheters may not want bond wires on the front of the chip. In this case through wafer interconnect may be the best option. These options are shown, with the example of a catheter in Figure 14 .
www.intechopen.com Fig. 14. (a) multi-chip approach using wire bonding, (b) multichip approach using throughwafer-interconnect and a printed circuit board substrate.
Flip-chip
As the field of Microsystems grew, there was more interest in combining different chips in a single package. Wire bonding from chip-to-chip is an option. An alternative is flip-chip. Flip-chip is a process where chips can be mounted. For this process a solder-bump is made on the wafer, after which two chips can be aligned and soldered together. An example of the solder process is given in Figure 15 . Adapted from (Fujitsu 2003) Fig . 15 . Example of the Fujitsu solder-bump process.
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Multi-chip package
There are a number of options for combining different chips in a single package through flip-chip, through wafer interconnect and simply wire bonding, some of these options , from NXP, The Netherlands, are given in Figure 16 (Roozeboom, 2008-2) . Fig. 16 . Different approaches to systems-in-a-package, based on (Roozeboom, 2008-2) .
Process integration
When deciding how to integrate it is important to choose how this is incorporated in the process. There are a number of options: Pre-processing (Smith, 1996 -Gianchandani, 1997 (Fedder, 1996 + Simple -
The layers may not optimised for the sensor application Post-processing (Bustillo, 1994 , Pakula 2004 With these options there are a number of issues concerning the integration of the sensor structures with the electronics. In many cases the best option is to separate the sensor from electronics and then combining into a single package. The issues for integration are discussed below.  COMPATIBILITY WITH THE CLEANROOM Materials or processing steps for the sensor may not be compatible with the cleanroom and therefore cause contamination.  COMPATIBILITY OF THE PROCESSING Both ICs and mechanical structures can be very sensitive to any additional thermal process.  YIELD A major issue in industrial application is the yield. Standard IC processing has been developed to have a high yield. Any additional processing can potentially reduce yield, which will increase your overall cost.  APPLICATION ISSUES High temperatures operations may not benefit from integration. In some applications, the integrated option may be too expensive. In other applications the environment where the sensor has to work, may not be suitable for the electronics. However, if the above issues can be addressed there can be great benefits from integration. Both surface and bulk micromachining present challenges in terms of integration. The following sections describe a number of integration options.
Bulk micromachining integration
As shown above there are a number of process technologies, which can be combined with electronics. Bulk micromachining is, in general, low temperature and does not yield any thermal limitations to the electronics. In some DRIE processes charging of the gate oxide can occur, but adjustment of the process can avoid this. With wet etching the main issue is masking/protecting the front side. Using wet anisotropic etching we require a masking layer on the back of the wafer, which can be a PECVD layer and etching is performed through the wafer to produce, for example, membranes for pressure sensors, or mass/spring structures for accelerometers. One of the issues is how to define the thickness of the membrane. This can be done is several ways (Palik 1982) : time stop, p+ etchstop (Gianchandani, 1991) , electrochemical etchstop (Kloeck, 1989) and galvanic etchstop (Ashruf 1998 and Connolly 2003) .
Surface micromachining integration
Surface micromachining presents more challenges. Most LPCVD processes use to high a temperature to be suitable as post-processing. However, PECVD processes and metal layers do have a much lower temperature, and can therefore, in principle, be added after IC processing. These options are discussed further below.
Pre-processing
Although described as pre-processing there are usually some processing steps also required after the standard processing. In the case of pre-processing the major consideration is to ensure that the mechanical properties are not detrimentally affected by the standard processing. Polysilicon has been used for pre-processing and this basic structure is given in Figure 17 (Smith 1996 , Gianchandani 1997 . 
Integrated processing
With the integrated process option the wafers are removed from the standard line and after the addition of micromachining steps return to the standard line. The position of the additional process steps is extremely important. In some cases the additional depositions are added after the main thermal processing but before the aluminium. Depending on the sensitivity of the electronics devices to thermal budget, a maximum thermal budget for the micromachining is determined. An example of an integrated process combining polysiliconbased surface micromachining with bipolar electronics is given in Figure 18 (van Drieenhuizen, 1994) . Fig. 18 . Polysilicon based integrated surface micromachining process A similar process has been developed by Fischer et. al. (Fischer, 1996) using an aluminium gate CMOS process. The basic process is shown in Figure 19 . The interesting feature of this process is that the deposition of the micromechanical structures is performed before the gate oxidation. Fig. 19 . Compatible surface micromachining process: a) After completion of the CMOS process (before gate oxidation) and capping silicon nitride; b) formation of the sacrificial and mechanical layers followed by gate oxidation and aluminium deposition; c) formation of the resist protection mask and sacrificial etching.
Post-processing
In the post processing option wafers go through the complete standard process. After standard processing either existing layers can be used or additional layers can be added. Both approaches can be found in the literature. Two examples can be seen in Figure 20 . The first, Figure 20a uses the gate poly as the mechanical material and the second, Figure 20b , (Fedder, 1996) a combination of oxide and metal used in standard processes. An alternative approach is to use one of the aluminium layers as a sacrificial layer, and protecting the remaining aluminium layers with oxide (Westberg, 1996) . The resulting structure is shown in Figure 21 . These approaches have the advantage of simplicity, but these layers are not optimised for their mechanical properties. The approach is through careful design.
Fig. 21. Micromachining integrated into a CMOS process
One of the limitations of post-processing is the thermal budget. In particular, if aluminium is used for metallization, the maximum temperature that can be used is about 400 o C. An alternative is to use another metal. Figure 22 shows an example where tungsten is used as the metal (Bustillo, 1994) . Alternatively, low temperature deposition materials, such as PECVD layers can be used. One PECVD layer with good mechanical properties is SiC (Pakula, 2004) . With these low temperatures layers such as polyimides (Bagolini, 2002) can be used as sacrificial layer.
System-in-a-package
In the development of IC the packaging options were wire bonding in a package. This is still used today, but there are many other options. In many applications, the best option is to combine the sensors and the electronics in a single package, but not on a single chip. In this case the sensor can be optimised, without compromising the electronics. Furthermore, the larger production volume of the electronics chip can help to keep costs down. An example of this is given in Figure 23 . The package can then be built into a complete system, as shown in Figure 24 . 
Integrated sensor
One of the problems in developing a simple electronic compass based on the Hall effect was the offset. This was solved by the development of the "Spinning" Hall plate (Munter, 1990 , Bellakom 1994 . This technique can reduce the offset by a factor of 1000 to make it practical to be used as a compass. However, in order to make full use of this advantage, the devices should be integrated with a low-offset amplifier. Since the Hall plate only requires a thin diffused layer, this can be integrated with both bipolar and CMOS. This has since become a commercial product developed by Xensor Integration, in Delft. A photograph of this device is given in Figure 25 . Another sensor system which can benefit from integration is the temperature sensor. In this case the sensor can be a simple p-n junction or a transistor and the accuracy can be achieved through the read-out electronics. Furthermore, the electronics can be used to reduce the costs of calibration. A chip photograph of this device is given in Figure 26 (Bakker 1998 , 2000 , Pertijs 2005 ). A further example of sensor integrated is given in Figure 27 . The basic sensor, was developed in the 1990s, and is shown on left. The thermopiles used for measuring temperature differences use polysilicon and aluminium. On the right is the integrated version, which contains all power management, read-out and A-D conversion. Although the chip is more expensive, the total system is much cheaper and more efficient.
www.intechopen.com (Makinwa, 2002) .
The examples given above are where using standard processing. There have been many successes by integrating micromachining with electronics on a single chip. An important breakthrough for silicon sensors was with the introduction of integrated silicon accelerometers. Such an example is given in Figure 28 . These devices could incorporate selftest and read-out electronics to make a complete system. A further example of a fully integrated device is the TI mirror array which, known at the digital light processor (DLP). This device makes use of the multiple aluminium layers to create the mechanical structure and also the mirrors. This is an excellent example of integrated devices. For this application the reflectivity of the aluminium is essential (Hornbeck, 1996) . This device uses three layers of aluminium-based films for the mirror and its suspension system. The build up of the device is illustrated in Figure 29 . 
Conclusions
There is no simple answer whether or not to integrate, for all applications. In many applications, the best option is system-in-a-package, in others it is better to move the electronics further away to protect it from the environment (in particular with high temperature applications). Another issue which may work against integration is potential increase in costs, through the more complex processing. In these cases the multi-chip approach is used. There are, however, examples where great benefits can be gained from integrating the sensor with the electronics, and a number of examples are given in this chapter. There is no simple answer to all applications and each case needs to be examined in its own right to decide the best path.
Acknowledgments
The author would like to thank the many colleagues who have provided pictures included in this chapter. Also the Technology Foundation STW, in The Netherlands, for their funding of work in Delft and their general support for Applied Research in The Netherlands. Last, but not least, colleagues in DIMES for their collaboration over the years.
